

Advanced Technology Option Users Guide

Copyright Notice

Copyright © WestDev Ltd. 2001-2022 Pulsonix is a Trademark of WestDev Ltd. All rights reserved. E&OE

Copyright in the whole and every part of this software and manual belongs to WestDev Ltd. and may not be used, sold, transferred, copied or reproduced in whole or in part in any manner or in any media to any person, without the prior written consent of WestDev Ltd. If you use this manual you do so at your own risk and on the understanding that neither WestDev Ltd. nor associated companies shall be liable for any loss or damage of any kind.

WestDev Ltd. does not warrant that the software package will function properly in every hardware software environment.

Although WestDev Ltd. has tested the software and reviewed the documentation, WestDev Ltd. makes no warranty or representation, either express or implied, with respect to this software or documentation, their quality, performance, merchantability, or fitness for a particular purpose. This software and documentation are licensed 'as is', and you the licensee, by making use thereof, are assuming the entire risk as to their quality and performance.

In no event will WestDev Ltd. be liable for direct, indirect, special, incidental, or consequential damage arising out of the use or inability to use the software or documentation, even if advised of the possibility of such damages.

WestDev Ltd. reserves the right to alter, modify, correct and upgrade our software programs and publications without notice and without incurring liability.

Microsoft, Windows, Windows NT and Intellimouse are either registered trademarks or trademarks of Microsoft Corporation.

All other trademarks are acknowledged to their respective owners.

Pulsonix, a division of WestDev Ltd.

Printed in the UK.

Issue date: 03/03/22 Pulsonix iss 8

Pulsonix 20 Miller Court Severn Drive Tewkesbury Glos GL20 8DN United Kingdom

Sales Phone+44 (0)1Emailsales@ptTechnical Phone+44 (0)1Support Emailsupport@Webwww.put

+44 (0)1684 296 570 sales@pulsonix.com +44 (0)1684 296 551 support@pulsonix.com www.pulsonix.com

Contents


CONTENTS	3
CHAPTER 1. FLEXI-RIGID BOARD TECHNOLOGY	5
Feature Summary	5
Board Spans	
Defining Layers	5
Defining Layer Spans	6
Component Spans	
Placing Components on to Flexi Board layers	
Alternative Method of producing Flexi-rigid boards using cutouts	8
CHAPTER 2. BOARD CAVITIES	
Feature Summary	10
Using Cavities	10
Defining Layer Spans	
Board Area Cutouts	
Component creation and Areas	
Placing Components into Internal Cavities	12
CHAPTER 3. EMBEDDED COMPONENT TECHNOLOGY	13
Feature Summary	13
Overview of the ECT Process	
Layer Classes	14
Layers	15
Pad Styles	18
Layer Spans	
Footprints for Embedded components	
Inserting Embedded Components	
Net Styles	
Embedded Resistors	
Printed Resistor Overview	
Embedded Capacitors	
Discrete Embedded Capacitors	
Planar Converter (Planar Transformer)	
Embedded Semiconductors and Thinned Dies	
CHAPTER 4. CHIP-ON-BOARD FEATURE	
Chip-On-Board (COB) Technology Overview	
Feature Summary	
Using the Chip-On-Board Feature	
Technology Settings	
Pad Styles	
Layer Class	
Layers	
Design Rules	
Default Design Setting	
Colours for use with Chip-On-Board	
Design Rules Checking Chip-On-Board Designs Reporting Wire Positions	
Creating the Footprint	
Adding Die Pads, Bond Pads and Wires	
Treams Die Land, Done Land and Theoreman contraction c	

	Bond Pad and Wire Alignment	
	Placing Bond Pads Around Shapes	
	Adding Chip-On-Board Component to a PCB Design	
	Placing Bond Pads	
INDEX		
INDEX	Resetting Bond Pads Selecting all Bond Pads on a Component Moving the Chip Body	

Chapter 1. Flexi-rigid Board Technology

Feature Summary

In Pulsonix, a flexi-rigid board setup is a combination of rigid and flexi boards. The flexi board is achieved by placing a different board outline on a layer span, that spans a subset of layers of the rigid board structure, representing the top and bottom flexi layers of the design. Where the flexi board outline is outside of the main board outlines, this represents the exposed flexi portion of the design.



Both board outlines and board area cutouts can be assigned a layer span to support this.

Through Hole and Surface Mounted components can be placed onto exposed flex board outer layers. This is done by changing their layer to the inner layer that they will sit on. To be able to move the component onto an inner layer span, you must create a suitable **Layer Span**.

Board Spans

Defining Layers

Inner layers used for the outer sides of flexi boards are defined as normal layers with no special requirements other than if the flex is to contain components on that side. If they are, they must have the **Allow Normal Components** check box selected. This rule applies if you intend placing both Through Hole and Surface Mounted components.

Name: Flexi Top		Electrical Details:	
Used:		Routing Bias: None ~	
<u>C</u> lass: Flexi	\sim	Power Plane N <u>e</u> t:	
Type: Electrical	Physical Copper Layer	~	
Layer Association:		Construction Details:	
Can Have <u>A</u> ssociated	Layers	Material: V	Usually Plotted
Top Facing	<u>S</u> ide: Inner v	New Material	In Layer Stack Preview
O Bottom Facing (Mirro	Components)	Thickness: 0.0150	Suppress Unconnected Lands:
Allow Normal Compor	ents Allow Buried Components	Embedding: None	On Pads On Vias

Where a component is to be placed on a flexi layer, you should ensure that all associated layers required for manufacturing are also defined for that inner flexi layer. For example, you may require a Flexi Top Silkscreen, Flexi Top Assembly and Flexi Top Documentation layers.

Where layer sets are required, the **Can Have Associated Layers** check box must be selected for the 'host' electrical layer (Flexi Top). When the associated layers are then defined, the **Associated With:** drop down selection will be available. Choose the host layer to be associated with. The **Side:** option will be pre-selected for you depending on your association choice.

Y	Inner 2		Electrical	Inner	X		0.035
	Ground		Power	inner	Power Plane	GND	0.000
		Flexi Top Assembly	Assembly	Inner	None		0.000
Y		Flexi Top Documenta	Non-Electrical	Inner	None		0.000
Y		Flexi Top Silkscreen	Silkscreen	Inner	None		0.000
Y	Flexi Top		Flexi	Inner	None		0.015
Y	Flexi Bottom		Flexi	Inner	None		0.015
Y		Flexi Bottom Silkscre	Silkscreen	Inner	None		0.000
	Power		Electrical	Inner	Power Plane	+5V	0.000
	Inner 5		Electrical	Inner	Х		0.035
		Inner 5 - shape	Non-Plot	Inner	None		0.000
Y	Bottom		Electrical	Bottom	Y		0.000
Y		Silkscreen Bottom	Silkscreen	Bottom	None		0.000
		Solder Mask Bottom	Solder Mask	Bottom	None		0.000
		Paste Mask Bottom	Paste Mask	Bottom	None		0.00

Name: Flexi Top Assembly	Electrical Details:
Used:	Routing <u>B</u> ias: None ~
Class: Assembly Vew Class	Power Plane N <u>e</u> t:
Type: Non-Electrical	~ ~
Layer Association:	Construction Details:
Associated With: <	Material:
<u>S</u> ide: Inner	New Material
	Thickness: 0.0000
	Embedding: None

Each of the associated layers can be positioned around the host layer depending on how you wish them to be viewed in the layer stack.

		Flexi Top Assembly	Assembly	
		Flexi-Top Documentation	Non-Electrical	
		Flexi-Top Silkscreen	Silkscreen	
Y	Flexi-Top		Electrical	
	Flexi-Bottom		Electrical	
Y		Flexi-Bottom Silkscreen	Silkscreen	

Defining Layer Spans

For a normal PCB design, you would have one board outline that is used for all layers, with a flexirigid board, you would need to define a board exception. That is, a board outline that is used on a different span of layers. A **Board** on a layer span redefines the outline for that span. For example, it is possible to define a flexi-board on an inner layer span, which overhangs the outer board outline. It is possible to add normal components to the 'overhang'. For normal boards, the board outline would remain on <Through-board> layers.

For the creation of layers to be used for flexi boards, you need to specifically define a layer span in the **Layer Span** dialog. You will use these Layer spans to add **Board Outlines**, **Board Area Cutouts** and **Areas** onto.

In addition, to place components on a flexi layer, you must have a **Layer Span** defined in your **Technology**. For our example, this would be **Flexi Layers** spanning the **<Flexi Top>** and **<Flexi Bottom>** layers.

	Name	From Layer	To Layer	Туре	
Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through Hole	
Y	Flexi	<flexi-top></flexi-top>	<flexi-bottom></flexi-bottom>	Buried	
Y	Top to Flexi top	<top side=""></top>	<flexi-top></flexi-top>	Micro-via - top facing	
Y	Top to Inner 2	<top side=""></top>	<inner 2=""></inner>	Composite Blind from To	p

This means you must already also have a pair of flexi layers defined in the **Layers** dialog to be spanned. In our example below, **Flexi Top** and **Flexi Bottom**.

	Flexi Top Assembly		Assembly	Inner	None
		Flexi-Top Documentation	Non-Electrical	Inner	None
		Flexi-Top Silkscreen	Silkscreen	Inner	None
Y	Flexi-Top		Electrical	Inner	None
Y	Flexi-Bottom		Electrical	Inner	None
Y		Flexi-Bottom Silkscreen	Silkscreen	Inner	None

If selecting a **Board Outline**, **Area** or **Board Outline Cutout**, use **Change Layers** to change to a Layer Span selected from the drop down list, a list created from the legal Layers Spans available. The board outline will now appear on the layer spans selected.

Change Layer	×
Old Layer:	<through board=""></through>
New <u>L</u> ayer:	<through board=""></through>
	<through board=""> Flexi layers</through>
	Top to Flexi Top
	Top to Inner2 🏼 🖌 🚽

Component Spans

In addition, to place components on a flexi layer, you must have a **Layer Span** defined in your **Technology**. For our example, this would be **Flexi Layers** spanning the **<Flexi Top>** and **<Flexi Bottom>** layers.

		Name	From Layer	To Layer		Туре
	Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through H	lole
	Y	Flexi Layers	<flexi-top></flexi-top>	<flexi-bottom></flexi-bottom>	Buried	
`	Y	Top to Flexi Top	<top side=""></top>	<flexi-top></flexi-top>	Micro-via	- top facing
`	Y	Top to Inner 2	<top side=""></top>	<inner 2=""></inner>	Micro-via	- top facing

This means you must already also have a pair of flexi layers defined in the **Layers** dialog to be spanned. In our example below, **Flexi Top** and **Flexi Bottom**.

[Flexi Top Assembly	Assembly	Inner	None
ſ			Flexi-Top Documentation	Non-Electrical	Inner	None
[Flexi-Top Silkscreen	Silkscreen	Inner	None
П	Υ	Flexi-Top		Electrical	Inner	None
	Y	Flexi-Bottom		Electrical	Inner	None
T			Flexi-Bottom Silkscreen	Silkscreen	Inner	None

Placing Components on to Flexi Board layers

To move a component to a layer span

To move a component onto the new Layer Span required, select the component and from the context menu, select **Change Layer**. Select your span choice from the drop down list.

Change Com	Change Component Layer				
Old Layer:	<top side=""></top>				
New <u>L</u> ayer:	<flexi top=""></flexi>		\sim		
	OK	Cancel			

Only layer spans that start or end on layers that can have components will be available.

A **Mirror Component** check box will be available to say which side of the span the component will be placed on.

The **Design Rules Check** (DRC) option will check that pads, mounting holes etc. will fit the span defined.


Mounting Holes in a PCB design can be assigned to a **Layer Span**. This allows you to place construction holes into the flexi board without having to use a via.


Components which are to be used on any other layer span other than conventional <Through Hole> do not need any special set up requirements but you should be aware of any supporting layers which may or may not be subsequently required, for example Silkscreen layers. You should also make provision for any supporting or associated layers which may be required once the component is on the new layers.

Alternative Method of producing Flexi-rigid boards using cutouts

The method of applying cutouts to spans also supports another methodology of producing flexi-rigid boards. This is where **Board Area Cutouts** are used on the flexi layers so that when the main board outline is profiled (milled or routed), it produces a flexi-rigid solution.

The picture below shows the PCB design in Pulsonix. You can see the **Board Area Cutouts** on their spanned layer and the main **Board Outline** used to create the overall design shape.





When viewed in the 3D Viewer, the design looks like this:

Chapter 2. Board Cavities

Feature Summary

You can create cavities (a cutout) in a board for a number of uses. For example, you may wish to use an Open cavity, one which exposes an inner layer to the surface. This may simply be a cavity for thermal properties or other uses. You may also drop a component into this cavity, a bare die which is connected to an outer layer using bond pads and wires, and then sealed using a bonding material. You may also use internal cavities to create a cutout within two internal layers of the board. This may be used for inserting a thinned die or semiconductor into. Generally, the internal cutout wouldn't be left void without anything actually filling it.

Using Cavities

Pulsonix allows you to create cavities in boards using Board Area Cutouts.

Board Area Cutouts are defined as cavities through the use of **Layer Spans** in the **Technology** dialog, the same as **Board** outlines and **Areas**. Where a cavity is to be created in a board, this is simply a **Board Area Cutout** spanning the required layer span.

Cavities can be added directly to a design or can be added to a footprint, both use the same principles for addition of the **Board Area Cutouts.**

Defining Layer Spans

A cavity must span two **electrical** layers. These layers are defined in the **Layers** dialog of the **Technology**.

	Тор		Electrical	Тор	None
	Prepreg	1	Construction		None
Υ	Layer 2		Electrical	Inner	None
		Glue spots ECP L2	Glue spots ECP	Inner	None
		Cavity ECP L2	Cavity ECP	Inner	None
		Assembly ECP L2	Assembly ECP	Inner	None
Y	Die Top Core	1	ECP DIE Pads	Inner	No Tracks
	Core		Construction		None
Υ	Die Bottom Core	l l	ECP DIE Pads	Inner	No Tracks
		Glue spots ECP L3	Glue spots ECP	Inner	None
		Cavity ECP L3	Cavity ECP	Inner	None
		Assembly ECP L3	Assembly ECP	Inner	None
Y	Layer 3		Electrical	Inner	None
	Prepreg 2	l l	Construction		None
	Bottom		Electrical	Bottom	None

Once suitable Layers have been created, use the **Layer Span** dialog in the **Technology** to create a 'pair' of layers to span.

	Name	From Layer	To Layer	Туре
Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through Hole
Y	T - L2	<top side=""></top>	<layer 2=""></layer>	Micro-via - top facing
Y	L2 - Core Top	<die cor<="" th="" top=""><th><layer 2=""></layer></th><th>Micro-via - top facing</th></die>	<layer 2=""></layer>	Micro-via - top facing
Y	Core Top - Core Bottom	<die cor<="" th="" top=""><th><die bot="" core=""></die></th><th>Buried</th></die>	<die bot="" core=""></die>	Buried
Y	Core Bottom - L3	<layer 3=""></layer>	<die bot="" core=""></die>	Micro-via - bottom facing
Y	L3 - Bottom	<layer 3=""></layer>	<bottom side=""></bottom>	Micro-via - bottom facing

Board Area Cutouts

You can define cavities using a **Board Area Cutout**. These can be created in the design using **Areas** or within a Footprint. Components can be placed within cavities in the design (using the **Advanced Technology** option). If the footprint has been created with a **Board Area Cutout**, it will be self-contained with its own cavity.

Components in cavities are discussed below in the chapter on Embedded Components.

Once an **Area** has been added, use **Properties** of the selected area to change it usage. To be used as a cavity, the **Board Cutout** check box must be selected on the **Area** tab.

Properties: Area – Area	– 🗆 X
Segment Shape Line Style Area Area Attributes	
Name: Design Extents	
Tracks Unrestricted Copper Keep Out Drill Keep Out Vias Unrestricted Vias Micro-vias Unrestricted Vias	t]
Testpoints Unrestricted \checkmark Mount Hole Unrestricted \checkmark]
Component Pads Unrestricted ~	
Components Unrestricted]
Set All Keep Out]
Power Planes Board Cutout Copper Pour Avoid Plated Cutout Power Plane Avoid Overside Within Area Alternative Thermal Gap Use in Area Based Styles, Spacings and Rules Use in Footprint Rules Use in Footprint Rules	

From the **Shape** tab within the **Properties** dialog, change the **Layer:** using the drop down list to span the layer span previously created.

Properties: Area	– Shape				\times
Segment Shap	e Line Style Area	Area Attributes			
Layer:	Inner 2 > Inner 3			~	<i>,</i>
✓ <u>C</u> losed Hatched	<u>F</u> illed		[Locker	d
Hatch Style:	Cross Hatch			~	^

Component creation and Areas

When creating components, Areas spanning layers can be defined up-front for use when a component is to be dropped into a cavity in the design. These are created as **Areas** and with the **Board Cutout** check box selected. Obviously, the Area needs to be defined to span the appropriate layers within the design. You should be using the same **Technology** as your design when creating components which will sit in cavities, using the same Technology becomes more essential.

For further information about embedded components and components in cavities, please refer to the next chapter, *Embedded Component Technology*.

Placing Components into Internal Cavities

You can place components into internal and open cavities in the board, this is fully discussed in the following chapter on Embedded Components. Below is a quick summary:


► To insert a component into a cavity

- 1. The Layer Span selected must have been first defined in the Layer Span dialog of the Technology.
- 2. Use the **Change Layer** option on the selected component. This will only be required if the footprint has been created for use on other layers.

Change Lay	er	\times
Old Layer:	<through board=""></through>	
New <u>L</u> ayer:	Inner 1 > Inner 2 <through board=""> Inner 1 > Inner 2 Inner 3 Top to Inner 1</through>	~

- 3. You can only choose layers or layer sets for which the component was created.
- 4. Choose the span which the component will fit across. For example, a component might span Layer 3 to Layer 4 but sits inside the cavity that spans these layers; a cutout in the Prepreg or other construction layer.

The **3D Viewer** picture below shows two components within a cavity within the board structure. Additional cutouts on the right hand component illustrate a component exposed to the surface through the use of multiple spanned layer areas.



Chapter 3. Embedded Component Technology

Feature Summary

Pulsonix supports embedded component technology (ECT) such as printed and etched resistors, discrete embedded capacitors, buried capacitors, spiral inductors, RF components and embedded thinned die semiconductors.

Some specialist manufacturing processes allow you to place and embed components in the layer stack *within* the board. This technology allows much more efficient use of space, but requires additional features in the CAD system to enable this.

In a conventional PCB design, components can only be added to the Top or Bottom sides of the board in either through-hole or surface mounted forms. A conventional footprint will have a body which is placed above the surface of the board and pads which fit onto or through the board.

For some embedded components, they may not have a *body* like conventional components, the functionality of the component is built into the board. Using copper shapes and perhaps resistive or capacitive materials inside the layers, these make up the component itself and are created during manufacture. There are many different types of embedded component, but they all have common requirements to enable them to be added to a design correctly.

With embedded components you may want to place pads and copper shapes on inner layers and create resist or coating shapes on layers which are embedded in the board stack. When you change the layer of such a component, you would want all the associated shapes to follow the pads. In a similar way to conventional technology, you can create additional non-electrical layers which are associated with an inner electrical layer. You can also define an inner layer to be one on which embedded components are allowed to be placed. For embedded components to work correctly it is essential to define the design technology correctly before you begin to create the footprints.

If you are using embedded components, it is likely that you may also want to use Micro-vias as well. *Please refer to the previous Chapter on this subject.*

Overview of the ECT Process

To use embedded components within Pulsonix you must create a technology to support this feature:

- Edit or create the **Technology** file that you wish to use. This will be used for the design and to create the footprint. It should contain suitable Layer Classes, Layers, Materials, Layer Spans, Pad Styles (vias) and Net Styles.
- Add Layers Classes and Layers to support embedded component technology. For layers that are critical to the final manufacturing process, select the Essential For Manufacturing check box in Layers Classes dialog.
- Add Inner Electrical layers and allow Associated Layers. Also enable Allow Buried Components for the electrical layer containing the embedded component.
- Add **non-electrical** inner layers to support embedded component manufacturing and documentation processes.
- Create Layer Spans to enable you to move your embedded component into.
- Create your footprint and save it using the **Embedded Component** check box on the **Save to Library** dialog.

Layer Classes

Layer Classes must be properly defined when creating embedded component layers or layers which are part of the embedded component itself, such as printed resistors or built-up capacitors.

From this dialog, the more important items to define for embedded technology are **Physical Copper Layer** or **Essential for Manufacturing, Areas** and **Board Cutouts**. All other items define the contents or appearance of that layer when used.

Na <u>m</u> e: Die Pad Layer Used:	ult								
Layer <u>Type</u> : Electrical									
Pad Oversize:	Pad Types:	Pad Condition:	Areas Visible	Break Shapes	Layer Mask				
0.0000 Absolute Size Percent of Pad Size Min Undersized Pad:	Component Pads Doc Symbol Pads Bond Pads Free Pads Mounting Holes	Surface Mount Through Hole: Plated Non Plated Only If Testpoint	Component Body Clearance Others	Break Around Pad Break Around Text Break Comp Shapes At Board Gap: 0.0000	Min Mask Width: 0.0000 Min Mask To Track: 0.0000				
0.0000	 ✓ Comp Mount Holes ✓ Vias ✓ Micro-vias 	□ Exception Only □ Draw/Plot Appearance □ Pad Land □ Drill Hole	Board Cutouts	Variant Components Items Visible In All Variants Use Variant Style	Panel Check Items Outside Board Draw Shapes in Panel Design				

Layer Classes allows build status to be available Physical Copper Layer or Essential for Manufacturing depending on the Layer type:

Essential for Manufacturing selected – available for **Non-electrical** layers. If a Footprint contains items on an Essential layer, it cannot be added to a design which does not contain a matching layer. This is needed as you should not be able to add a embedded resistor that has its resistive material etch outline defined, on any layer in the design that does not also have an associated layer for the etch outline to live on.

Similarly, items on non-essential layers will not be added to a design without a matching layer, but the Footprint itself can still be added. This can be useful for construction lines, dimensions or alternative outlines.

Typically, associated layers required for the manufacturing process, such as restive layers for a printed resistor would need to have this box checked. Other layers that might use this are Capacitor Dielectric and Capacitor layers.

Physical Copper Layer check box checked. This check box is only shown if the type is **Electrical**. Most electrical layers must have this box checked as they represent a physical copper layer in the construction of the final board. Uncheck it if you need an electrical layer that represents something else, for example an inner layer to display **embedded component die pads** on but not allowing copper tracks etc.

The dialog below shows 'normal' electrical layer class usage:

<u>N</u> ame:	Electrical			Reset To Default	
Used:	\checkmark				
Layer <u>T</u> y	pe:	Electrical	\sim	Physical Copper Layer	

The dialog below shows electrical layer class usage where the layer only contains die pads:

<u>N</u> ame:	Die I	Pad Layer		Reset To Default
Used:	\checkmark			
Layer <u>T</u> y	pe:	Electrical ~	Physical Copper Layer	

Areas in the Layer Class dialog

For layers which 'house' the component, these need to have the **Area**, **Component**, **Body** and **Others** check boxes selected. Your selection will depend on what that layer is being used for. For example, you would select Body if the layer is being used to house the component itself. Others (placement outlines) would be used if this layer class also defines the extents of how the component is placed.

Board Cutouts in the Layer Class dialog

Board Cutouts should also be checked if this layer classes is used by the layer for embedded components. Usually cutouts are defined as unplated for internal cavities.

Layers

The process of creating **Layers** and **Layer Classes** is usually iterative, you may need to go round this process a couple of times to create a full set of layers required.

There are a number of distinct layer types required to support various embedded component technologies, these will be created depending on the level of technology you choose.

- Resistor Coating/Material
- Resistor Pad Resist
- Capacitor Dielectric
- Embedded Assembly/Glue Spot
- Die Pad layers

Layer sets

The **Layers** dialog grid allows the support for the addition of inner layer '**sets**'. Pulsonix has **sides** defined for **Top**, **Bottom** and **Inner** layer sets. Unlike conventional technology, for embedded component technology it is normal to add inner layer sets to fully create the technology, as in printed resistors, or embedded semi-conductors for example.

				1	
	1		Resistor Coating	Coating	Inner
Γ			Resistor Pad Resist	Resist	Inner
F	1	Resistor		Electrical	Inner
	1		Resistor Material	Resistor	Inner
	r	Inner Copper 2		Electrical	Inner
		Capacitor		Electrical	Inner
			Capacitor Material	Capacitor	Inner
-		1			_

	proprog		Construction	
Υ	Layer 2		Electrical	Inner
		Assembly ECP L2	Assembly ECP	Inner
		Cavity ECP L2	Cavity ECP	Inner
		Glue spots ECP L2	Glue spots ECP	Inner
Y	Die Top Core		Die Pade Electrical	Inner
	Core		Construction	
Y	Die Bot Core		Die Pads Electrical	Inner
		Assembly ECP L3	Assembly ECP	Inner
		Cavity ECP L3	Cavity ECP	Inner

Editing Layers

Dark horizontal lines split the rows into groups of layers associated with the same layer set to make them more visible.

				··· · · · ·
Y		Resistor Coating	Coating	Inner
П		Resistor Pad Resist	Resist	Inner
T	Resistor		Electrical	Inner
T		Resistor Material	Resistor	Inner
Υ	Inner Copper 2		Electrical	Inner
	Capacitor		Electrical	Inner
		Capacitor Material	Capacitor	Inner

Associated Layers

For more advanced technologies, you may want to associate **Non-Electrical** layers to Inner layers. To do this, edit the inner layer and check the **Can Have Associated Layers** box. Restrictions are imposed to what you can change based on layer type.

Name: Die Core Top	Electrical Details:
Used:	Routing <u>B</u> ias: No Trad
<u>Q</u> lass: Die Pad Layer ∨	Power Plane N <u>e</u>
Type: Electrical	
Layer Association:	Construction Details:
Can Have Associated Layers	Material:
● Top Facing Side: Inner ∨	
O Bottom Facing (Mirror Components)	Thickness: 0.0350
Allow Normal Components	Embedding: None

Special technologies such as those using Embedded Components (for example printed resistors) are created by enabling the **Can Have Associated Layers** on an Inner **Electrical** layer. This enables you to associate **Non-Electrical** layers with that inner layer to define the manufacturing processes required.

The inner layer set is the name of the inner electrical layer in angled brackets e.g. <Resistor>.

<u>N</u> ame:	Resistor Material	Electrical Details:
Used:		Routing <u>B</u> ias:
<u>C</u> lass:	Resistor ~	Power
	Type: Non-Electrical Essential For Manufacture	
Layer	Association:	Construction Det
<u>A</u> ssoc	siated With: < Resistor> Side: Top	Material:
		Thickness:
		Embedding: N

Facing Side

If you are using a Micro-via technology, you will need to enable **Can Have Associated Layers**, to be able to define if the layer is **Top Facing** or **Bottom Facing**. You can then define a suitable **Layer Span**. A Micro-via is always defined between two top or bottom facing layers.

Name: Die Core Bottom	Electrical Details:
Used:	Routing <u>B</u> ias: No
Class: Die Pad Layer ~	Power Plan
Type: Electrical	
Layer Association:	Construction Details:
Can Have Associated Layers	Material:
⊖ Top Facing Side: Inner ✓	
Bottom Facing (Mirror Components)	Thickness: 0.
Allow Normal Components	Embedding: None

Side: Top, Bottom or Inner

For more advanced technologies, you may want to associate **Non-Electrical** layers to Inner layers. To do this, select the **Side:** using the drop down list box and check the **Can Have Associated Layers** box.

Allow Normal Components and/or Allow Buried Components

Enabling the **Allow Buried Components** option on the Inner layer allows you to add embedded components to that layer. The **Bottom Facing** check box causes components added to this layer to be mirrored.

You can mark which layer sets you can place components on by using a check box on the electrical layer – **Allow Buried Components**. For embedded components, you don't need to select the **Allow NORMAL Components** check box, this is for flexi boards (and normal boards where they are placed on the Top or Bottom sides), you do need to **Allow Buried Components** for the embedded component layer (**Die Bot Core**) though.

Construction Details – Define Embedding

The **Embedding** drop-down allows you to specify the direction of any embedded layers with the layer directly above or below it. This is used during layer thickness calculations in Pulsonix and as a reference for manufacturers.

	Construction Details:	Usually Plotted
	Material:	In Layer Stack Preview
<u>S</u> ide: Inner ~	New Material.	Suppress Unconnected Lands:
nts)	Thickness: 0.0350	On Pads
Allow Buried Components	Embedding: None	On Vias Outer
	None	On Micro-vias Outer
port mm	Downwards OK Close	Apply Help

The **Embedding** direction isn't required for all embedded component technology, only those processes such as 'build-up' technology for Resistors and Capacitors. Soft layers, Prepreg for example, are embedded into a component layer thus eliminating real thickness of the embedded material. The embedding shows the direction the layer will use during manufacturing.

Pad Styles

Special **Pad Styles** usually need to be created to support embedded components. For example, a Pad style suitable for Micro-vias to laser drill down to embedded component layers. These can be standard pad styles or if required, can be defined using the **By Layer** option if you need it tapered or an **Entry** or **Stop** pad defined.

<u>N</u> ame:	Shape:
Via 400 120	Type: Round ~
Used:	<u>W</u> idth: 0.4000
Exception Type:	Length: 0.4000
Micro-via Entry Pad 🗸 🗸	
By Layer Spacing Shape Micro-via Entry Pad Micro-via Stop Pad	Offset: 0.0000 0.0000

The **Pad Styles** entry for this pad now shows that it has been defined as a Micro-via and its type (Entry or Stop pad).

	Name	Layer		Width	- Leng <mark>t</mark> h	Drill Hole	Plated
Γ	MicroVia		Round	0.400		0.120	-
		Micro-via Stop Pad	Round	0.300			
	Mounting Hole		Round	3.750		1.125	✓
Y	Round (1.4)		Round	1.400		0.750	✓
Y	Via (1.25)		Round	1.250		0.650	✓

Layer Spans

Layer Spans must be created to support inner layer components. For Buried Resistors or Capacitors, these would be fairly standard Electrical layers with no special layer span requirements. For embedded semi-conductors or thinned dies that sit in a cavity within a core layer for example, layer spans would be required on which to embed the component. In our example below, this would be **Core Top to Core Bottom**.

	Name	From Layer	To Layer	Туре
Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through Hole
Y	T - L2	<top side=""></top>	<layer 2=""></layer>	Micro-via - top facing
Y	L2 - Core Top	<die cor<="" th="" top=""><th><layer 2=""></layer></th><th>Micro-via - top facing</th></die>	<layer 2=""></layer>	Micro-via - top facing
Y	Core Top - Core Bottom	<die cor<="" th="" top=""><th><die bot="" core=""></die></th><th>Buried</th></die>	<die bot="" core=""></die>	Buried
Y	Core Bottom - L3	<layer 3=""></layer>	<die bot="" core=""></die>	Micro-via - bottom facing
Y	L3 - Bottom	<layer 3=""></layer>	<bottom side=""></bottom>	Micro-via - bottom facing

Name	Associated Layer	Class	Side
	Wires Top	Wire Link	Тор
Y	Silkscreen Top	Silkscreen	Тор
	Solder Mask Top	Solder Mask	Тор
	Paste Mask Top	Paste Mask	Тор
Y	Pin Names	Non-Electrical	Тор
Ү Тор		Electrical	Тор
Prepreg		Construction	
Y Layer 2		Electrical	Inner
	Glue Spots ECP L2	Glue Spots ECP	Inner
	Cavity ECP L2	Cavity ECP	Inner
	Assembly ECP L2	Assembly ECP	Inner
Y Die Core Top		Die Pad Layer	Inner
Core		Construction	
Y Die Core Bottom		Die Pad Layer	Inner
	Glue Spots ECP L3	Glue Spots ECP	Inner
	Cavity ECP L3	Cavity ECP	Inner
	Assembly ECP L3	Assembly ECP	Inner
Y Layer 3		Electrical	Inner
Prepreg 2		Construction	
Y Bottom		Electrical	Bottom
	Silkscreen Bottom	Silkscreen	Bottom
	Solder Mask Bottom	Solder Mask	Bottom
	Paste Mask Bottom	Paste Mask	Bottom
	Wires Bottom	Wire Link	Bottom
Y	Pin Names (Bottom)	Non-Electrical	Bottom
Construction Lines]	Documentation	
Documentation		Documentation	

If we use the following as a sample 4-layer board with 2 layers each side of the embedded core, the Layers dialog would look like this:

Additional layer spans would be created for the following, you would use your own layer names and span names obviously:

- Span Top Side to Bottom Side for 'normal' vias, by default this will be <Through Hole> created for you by Pulsonix.
- A span is needed between **Die Core Top** and **Die Core Bottom** (to span the cavity), this will be marked as **Buried**
- Span Top to Layer 2 as Micro-via
- Span Layer 2 to Die Core Top as Micro-via
- Span Die Core Bottom to Layer 3 as Micro-via
- Span Layer 3 to Bottom as Micro-via

If you require additional drill spans, these can also be added. For example, **Composite** layer spans are added by combining existing suitable layer spans.

Footprints for Embedded components

Following the successful creation of your Technology file, you can build the footprint using this file. It is important for embedded components to keep the Technology file used for the footprint in-sync with the master Technology file created. If you failed to create the correct layers in the footprint for example, your embedded footprint wouldn't load into the PCB design.

Areas as Board Cutouts

During footprint creation, we suggest adding the **Cutout Area** for the cavity into the footprint. It needs to be an **Area** defined as **Board Cutout** in the **Properties**.

Properties: Area – Area		_	 x u
Segment Shape Line Style	e Area	Area Attributes	
Name: Keep In/Out		Design Extents	
Tracks Unrestricted	~	Copper Keep Out Drill Keep Out	
Vias Unrestricted	~	Micro-vias Unrestricted \checkmark	
Testpoints Unrestricted	~	Mount Hole Unrestricted \checkmark	
Component Pads Unrestr	icted ~		
Components Unrestr	icted ~	If Higher Than:	
		Set All Keep Out	
Power Planes Copper Pour Avoid Power Plane Avoid Atternative Thermal Ga	, ,	☐ Plated Cutout ☐ Plated Cutout Override Within Area ☐ Use in Area Based Styles, Spacings and Rules	
		Use in Footprint Rules	

The **Area body** of the component should live on the bottom layer of the layer span defined for the embedded component, in our example **Die Bot Core**, this being spanned with **Die Top Core**.

Properties: Area – Shape					×
Segment Shape	Line Style	Area	Area Attributes		
Layer:)ie Core Top	> Die Co	re Bottom	~	/
✓ <u>C</u> losed	<u>Filled</u>			<u>L</u> ocke	d
Hatched					_
Hatch Style:	iross Hatcheo	d		~	

The Layer Span being defined like this:

	Name	From Layer	To Layer	Туре
Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through Hole
Y	T - L2	<top side=""></top>	<layer 2=""></layer>	Micro-via - top facing
Y	L2 - Core Top	<die cor<="" td="" top=""><td><layer 2=""></layer></td><td>Micro-via - top facing</td></die>	<layer 2=""></layer>	Micro-via - top facing
Y	Core Top - Core Bottom	<die cor<="" td="" top=""><td><die bot="" core=""></die></td><td>Buried</td></die>	<die bot="" core=""></die>	Buried
Y	Core Bottom - L3	<layer 3=""></layer>	<die bot="" core=""></die>	Micro-via - bottom facing
Y	L3 - Bottom	<layer 3=""></layer>	<bottom side=""></bottom>	Micro-via - bottom facing

Adding pads/vias and areas/shapes onto layer spans

Pads for embedded components should be 'layered' and not Through Hole. During the footprint creation, add pads to the required layer.

Save To Library

Footprint must be saved as an **Embedded Component** using the check box provided. A component should be created for this footprint but there is nothing special about the component definition itself.

Save To L	ibrary	×
Library:	ECT ~	ОК
<u>N</u> ame:	Embedded	Cancel
	Embedded Component Mirror Undefined V	d Mirrored
Create	a new part using this footprint	

Component Vias

You can add **Component Vias** to the footprint. The **Layer Span** can be changed to one selected from the technology file, this could be between an inner layer and the die pads layer. A suitable **Pad Style** for the via should also be selected to connect the inner layer to the die pad. Co

Properties: Component Via – Component Via			\times
Component Via Back Drill Component Via Attributes Net			
Position: 49.365 52.540 Is Star	Point		ł
Layer Span: Through Hole> Pad Style:			
Name: V Core Top - Core Bot Inner 1 > Inner 2 Inner 2 1 Inner 2 > Inner 3 Width: 12		~	
Length: 1 L3 - Bot T - L2			
☑Plated			
Power Plane Connection: Default	~]	
No Spacing Errors Within Footprint 🛛 🖓 Allow Supp	oress La	inds	

During creation, using the **Properties** for the via, these can be defined using the flag **No spacing check within footprint** set so that they can join two pads without any DRC errors when checked (for an embedded resistor via for example).

Inserting Embedded Components

When adding an embedded component to a design, it will try to place the device on the top most layer used in the footprint. An embedded component in a PCB design will show its layer on the status bar. If the layers it was defined on do not exist in the design, it will be placed on the top most layer set that contains all the **essential** layers used in it. However, it is better to use the same Technology file for the design and the footprint to avoid layer mismatches.

The process for changing layers of a component is the same for both 'layer mounted' and embedded components, except that layered components use a specific layer to live on whereas embedded components are inserted into a layer span containing the cavity.

Using Change Layer

You can select an embedded component and use the **Change Layer** option from the context menu or by pressing the default L key, to set its layer or Layer Span in the design. The **Mirror** option will not be available as a mirror is automatically performed when changing layers to a layer that is marked as an opposite **Facing** side, **Bottom Facing** for example.

Name: Die Core Bottom	Electrical Details:
Used:	Routing <u>B</u> ias: No
<u>C</u> lass: Die Pad Layer ∨	Power Plan
Type: Electrical	
Layer Association:	Construction Details:
Can Have Associated Layers	Material:
◯ Top Facing Side: Inner ✓	
Bottom Facing (Mirror Components)	Thickness: 0.
Allow Normal Components	Embedding: None

You cannot change an embedded component to a layer set that does not have an associated essential layer to place its critical items on. Copper and Pads are assumed to be essential.

Net Styles

Generally speaking, the advanced technologies will tend to use **Net Styles** to define via and Micro-via definitions for use in the design.

Net Styles appears as a net option on the **Technology** dialog. This will allow you to set up your Micro-vias for net items.

Match Net				Track Styles				Via Styles			
Attribute Name	Value	Туре	Area	Track Side	Track Layer	Def. Track	Alt. Track	Fat/Neck Min Len	Via Span	Via Style	Via Protected
let Class Name>	Ground					Power (25)	Power (25)	<default></default>		Via (50)	
let Class Name>	Power					Power (25)	Power (25)	<default></default>		Via (50)	
let Name>	Н				HS*	Signal (6)	Signal (6)	<default></default>		Micro-Via 4	
let Class Name>	Signal					Signal (12)	Signal (8)	<default></default>		Via (40)	
let Class Name>	V+					Power (25)	Power (25)	<default></default>		Via (60)	
let Class Name>	V-					Power (25)	Power (25)	<default></default>		Via (60)	
let Class Name>	GND					Power (50)	Power (25)	<default></default>		Via (60)	
let Class Name>	PAIR					Signal (4)	Signal (4)	<default></default>		Via (18)	
let Name>	HSE*					Signal 0.15	Signal 0.150	<default></default>		Via 500	
let Class Name>	VCCO					Signal (6)	Signal (6)	<default></default>		Via (41)	
Attribute: <net n<br="">Match: HS*</net>	ame>			~ ~ *	For Nets of Within	f Type: <anı Areas:</anı 	y>	~	\sim		
Match: HS*								~	\sim		
Match: HS* ✓ Define Default 1 For Tracks:	Track Styles				Within	Areas:			~		
Match: HS ⁺ ✓ Define Default 1 For Tracks: On <u>S</u> ide:						Areas:	/ia Defaults with <u>L</u> ayer Sp		~		
Match: HS* ✓ Define Default 1 For Tracks:	Track Styles				Within	Areas:	/ia Defaults with <u>L</u> ayer Sp Not Allowed	an: <any></any>			
Match: HS* Define Default 1 For Tracks: On Side: or On Layer:	Frack Styles				Within	Areas:	/ia Defaults with <u>L</u> ayer Sp Not Allowed	an: <any></any>		Routed 🖓] Reduce Spa
Match: HS* Define Default 1 For Tracks: - On Side: or On Layer: Default Track	Frack Styles				Within	Areas:	/ia Defaults with <u>L</u> ayer Sp Not Allowed	an: <any></any>		Routed 🖓] Reduce Spa
Match: HS* Define Default 1 For Tracks: On Side: or On Layer: Default Track	Frack Styles				Within	Areas:	ha Defaults with Layer Sp Not Allowed ne Via Protec ne Default Via	an: <any> tion: <a>Dele a Style</any>		Routed 🖂	
Match: HS [*] ✓ Define Default 1 For Tracks: On <u>Side</u> : or On Layer: Default Track N <u>a</u> me: S	Frack Styles				Within	Areas: Define V For Vias Vias Defin Vias Defin Name	/ia Defaults with Layer Sp Not Allowed ne Via Protec ne Default Via a: Micro-V	an: <any></any>	ete if not		~ .
Match: HS [*] ✓ Define Default 1 For Tracks: On <u>Side</u> : or On Layer: Default Track N <u>a</u> me: S	Track Styles <pre></pre>				Within	Areas:	/ia Defaults with Layer Sp Not Allowed ne Via Protec ne Default Via a: Micro-V	an: <any> tion: <a>Dele a Style</any>		Routed V	
Match: HS [•] ✓ Define Default 1 For Tracks: On Side: or On Layer: Default Track Name: S <u>W</u> idth: 0 Atternate Trace	Track Styles <pre></pre>				Within	Areas: Define V For Vias Vias Defin Vias Defin Name	Via Defaults with Layer Sp Not Allowed ne Via Protec ne Default Via a: Micro-V n: 0.4000	an: <any> tion: Dek a Style ia 400 120</any>	ete if not		~ .

Each **Net Style** is defined for a **Net Item** or **Attribute**. You can set multiple rules per net item; these are used for routing and they define the way the routing behaves while being added to the design. You can define the style of a track (that uses this net item) on a particular layer or area for example. Likewise, you can define what Micro-via layer span is used when changing a track from one layer to another.

Using the **Net Styles** dialog, you can define a rule for a net item. In the example below, for a **Via Span** between **L2** and **Core Top**, the **Via** style used will be the **Micro-via** style defined in the **Pad Styles** dialog.


Attribute: <pre></pre>	ype: <any></any>
Match: HS*	reas:
	Define Via Defaults
For Tracks: On Side:	For Vias with Layer Span: Inner 2 > Die Core Top <->
or	Vias Not Allowed
On Layer: V	Define Via Protection: 🗹 Delete if not Routed 🗹 Reduce Span
Default Track Style:	Define Default Via Style
N <u>a</u> me: Signal (6) ~	Name: Micro-Via 400 120 🗸
<u>Wi</u> dth: 0.1524	Width: 0.4000 Shape: Round V
Alternate Track Style:	
Name: Signal (6) V	Length: 0.4000 Drill: 0.1200
Width: 0.1524	✓ Plated
Fatten/Neck Min Length: <pre></pre>	

Embedded Resistors

The previous text in this section has discussed general points about setting up your Technology file and design to use embedded components. The following sections specifically detail how to setup designs for use with individual types of embedded components and technology.

Printed Resistor Overview

A printed resistor consists of two (or possibly more) pads, connected by resistive material. Printed embedded resistor pads can be added, the manufacturing process can differ but the layer definitions will be the same. Depending on the build-up manufacturing method, a resist mask or encapsulating coating may also be required. The technology would therefore require an electrical layer with associated non-electrical layers for the resistive material, resist and coating shapes.



Embedded Resistor Implementation

A printed resistor set would be constructed from one or more layers associated with the master layer.

				1.1.1
Υ		Resistor Coating	Coating	Inner
		Resistor Pad Resist	Resist	Inner
Υ	Resistor		Electrical	Inner
Y		Resistor Material	Resistor	Inner
Y	Inner Copper 2		Electrical	Inner
	Capacitor		Electrical	Inner
		Capacitor Material	Capacitor	Inner

If you want to place embedded resistors on an inner electrical layer, you would first define this layer as one which **Can Have Associated Layers** and as one which can **Allow Buried Components**. This is done when creating the **Technology** in the **Layers** dialog.

<u>N</u> ame: Re	sistor Material	Electrical Details:
Used: 🗹		Routing <u>B</u> ias:
<u>C</u> lass: Re	sistor V	Power
Тур	e: Non-Electrical Essential For Manufacture	
Layer Asso	ociation:	Construction Det
<u>A</u> ssociated	d With: <resistor></resistor>	Material:
	<u>S</u> ide: Inner	
		Thickness:
		Embedding: N

The appropriate non-electrical layers would then be created, and **Associate** them with the master inner layer. It would be appropriate to define the **Layer Class** for these non-electrical layers as **Essential For Manufacture**, this would prevent the component from being added to electrical layers which do not have these associated layers present.

Also, depending on the pad type chosen, printed or ceramic, you may also need to select **Embedding** and the **Material** name, **Thickness** and direction.

Construction Details:		
Material: Resistor Coating	~	Usually Plotted
_	New Material	✓ In Layer Stack Preview
Thickness: 0.0120		
Embedding: Downwards 🗸 🗸		

Using this Technology, a footprint can be created with the appropriate shapes. When saving the footprint, on the **Save To Library** dialog, it should be marked as an **Embedded Component**, this tells the system that this footprint can be placed on inner layers.

Embedded Capacitors

Discrete Embedded Capacitors

An embedded capacitor consists of two pads on two individual layers, separated using dielectric material. One of the layers (marked as Capacitor in our example) would be specifically used for 'landing' pads to one side of the capacitor. This would be isolated from the other capacitor pad with a thin dielectric construction layer. The Capacitor and Dielectric layers would be constructed during manufacturing using a 'build-up' technique which would add no significant thickness to the Electrical layer Inner 2. The Capacitor would be a thin copper foil applied to the pad areas where the capacitor is defined.



The Layers within the Technology would look like this to accommodate the capacitor:

	Тор	Electrical	Тор	Х	Copper Foil
	Prepreg1	Construction		None	Prepreg
Y	Capacitor	Capacitor	Inner	None	Copper Foil
	Dieelectric	Construction		None	Dieelectric
Υ	Inner 2	Electrical	Inner	None	Copper Foil
	FR4	Construction		None	FR4
	Inner 3	Electrical	Inner	None	Copper Foil
	Prepreg2	Construction		None	Prepreg
	Bottom	Electrical	Bottom	Y	Copper Foil

The **Layer Spans** used to connect between these layers would look something like this (other layer spans would be included, the ones shown cover the immediate top layers):

	Name	From Layer	To Layer	Туре
Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through Hole
	Top - Capacitor	<top side=""></top>	<capacitor></capacitor>	Micro-via - top facing
	Top - Inner 2	<top side=""></top>	<inner 2=""></inner>	Micro-via - top facing

The Capacitor layer has a number of important elements to make it function correctly; the **Layer Class** is predefined with **Physical Copper Layer** unchecked (not selected). This layer will not be plotted and will not allow tracks or other pads. Only the Micro-via layer span will connect to it.


Within the Layer itself, **Can Have Associated Layers** is selected, the layer is **Top Facing** and **Allow Buried Components** is selected. Embedding for this layer is defined as **Upwards**. A Thickness would also be defined but it doesn't affect the overall layer thickness of the Inner 2 layer.

Name:	Capacitor	Electrical Details:	
Used:		Routing Bias: None ~	
<u>C</u> lass:	Electrical V New Class	Power Plane N <u>e</u> t:	
	Type: Electrical Physical Copper Layer	×	
Layer	Association:	Construction Details:	Usually Plotted
√Ca	n Have <u>A</u> ssociated Layers	Material: Copper Foil2 ~	✓ In Layer Stack Preview
●Te	pp Facing Side: Inner V	New Material	Suppress Unconnected Lands:
ОВ	ottom Facing (Mirror Components)	Thickness: 0.001-	On Pads
	ow Normal Components Allow Buried Components	Embedding: Upwards V	On Vias Outer
			On Micro-vias Outer

Embedded Capacitor Footprints

Using this Technology, a footprint can be created with the appropriate shapes. When saving the footprint, on the **Save To Library** dialog, it should be marked as an **Embedded Component**, this tells the system that this footprint can be placed on inner layers.

Planar Converter (Planar Transformer)



Planar Converters or Planar Transformers are possible using the Advanced Technology option.

This type of component spans any number of layers in the design and may have a physical body applied to the outer layers. However, part of the footprint consists of copper spirals which are connected by a component Via, effectively joining the two footprint pads. Although the pads are joined, we would want to connect them to different nets.

To connect them to different nets, ensure the **Copper spirals** and **Component Via** are not checked when a **Design Rule Check** is run. In **Properties** of the Component's footprint, select the **No Spacing Errors Within Footprint** check box for the **Component Via** entry.

Properties: Component	Via – Com	ponent Via			\times
Component Via Back D	rill Compo	nent Via Attributes	Net		
<u>P</u> osition: 48.730 Angle: 0.0	51.905]Is Star Point	<u>L</u> ocked	
Layer Span: <pre></pre> <pre><</pre>	Hole>	~]		
Pad Style:					
<u>N</u> ame: ViaRnd40.0	h28.0			\sim	
<u>W</u> idth: 1.016	Shape:	Round		~	
Length: 1.016	<u>D</u> rill:	0.711+ ld	l: C		
☑ Plated					
Power Plane Connection: Default					
No Spacing Errors Within Footprint Allow Suppress Lands					

A Component Via is a fixed part of a footprint, but unlike a pad or mounting hole, it exists on a **layer span**, like a normal routing via. When defined, if this footprint is not marked as an Embedded Component, mirroring the component would not swap the inner electrical layers. By defining the footprint as an Embedded Component, you can mirror the component and all the inner layers will swap as expected.

Embedded Semiconductors and Thinned Dies

This has been fairly well discussed above. The most important point for embedding thinned dies into a cavity within a board layer is to create pseudo layers (Die Top Core and Die Bot Core in our example), these are not plotted but they do have component pads to 'land' the Micro-vias onto when laser-drilled from electrical layers. These layers are **Electrical** but the **Physical Copper Layer** check box is left unselected. The layer is then automatically marked as **No Tracks**.

	Name	Associated Layer	Class	Side	Bias
		Wires Top	Wire Link	Тор	None
Y		Silkscreen Top	Silkscreen	Тор	None
		Solder Mask Top	Solder Mask	Тор	None
		Paste Mask Top	Paste Mask	Тор	None
Y		Pin Names	Non-Electrical	Тор	None
Y	Тор		Electrical	Тор	X
	Prepreg		Construction		None
Y	Layer 2		Electrical	Inner	None
		Glue Spots ECP L2	Glue Spots ECP	Inner	None
		Cavity ECP L2	Cavity ECP	Inner	None
		Assembly ECP L2	Assembly ECP	Inner	None
Υ	Die Core Top		Die Pad Layer	Inner	No Tracks
	Core		Construction		None
Y	Die Core Bottom		Die Pad Layer	Inner	No Tracks
		Glue Spots ECP L3	Glue Spots ECP	Inner	None
		Cavity ECP L3	Cavity ECP	Inner	None
		Assembly ECP L3	Assembly ECP	Inner	None
Y	Layer 3		Electrical	Inner	None
	Prepreg 2		Construction		None
Y	Bottom		Electrical	Bottom	Y
		Silkscreen Bottom	Silkscreen	Bottom	None
		Solder Mask Bottom	Solder Mask	Bottom	None
		Paste Mask Bottom	Paste Mask	Bottom	None
		Wires Bottom	Wire Link	Bottom	None
Y		Pin Names (Bottom)	Non-Electrical	Bottom	None
	Construction Lines		Documentation		None
	Documentation		Documentation		None

The Layer detail for the die pad layers would look like this:

<u>N</u> ame:	Die Core Bottom		Electrical Details:
Used:	\checkmark		Routing Bias: No
<u>C</u> lass:	Die Pad Layer	~	Power Plan
	Type: Electrical		
Layer	Association:		Construction Details:
🗹 Ca	n Have <u>A</u> ssociated Layers		Material:
OT	op Facing	<u>S</u> ide: Inner ∨	_
●B	ottom Facing (Mirror Compo	nents)	Thickness: 0.
	ow Normal Components	Allow Buried Components	Embedding: None

The **Layer Class** for this layer would look like this. It allows for the component **Body** to sit on this layer, for an **Other** Area of a **Board Cutout** to also exist on this layer.

Name: Die Pad Layer Used: Layer Type: Electrical	✓ □ Ph	iysical Copper Layer	<u>R</u> eset To Defa	uit	
Pad Oversize: 0.0000 Absolute Size Percent of Pad Size Min Undersized Pad:	Pad Types: Component Pads Doc Symbol Pads Bond Pads Free Pads Mounting Holes	Pad Condition: Surface Mount Through Hole: Plated Non Plated Only if Testpoint Exception Only	Areas Visible Component Ø Body Ø Clearance Ø Others Ø Design	Break Shapes Break Around Pad Break Around Text Break Comp Shapes At Board Gap: 0.0000	Layer Mask Min Mask Width: 0.0000 Min Mask To Track: 0.0000
0.0000	⊻ Comp Mount Holes ⊻ <u>M</u> ias ⊻ Micro-vias	□ Draw/Plot Appearance □ Pad Land □ Drill Hole	Board Cutouts Unplated Plated	Variant Components Items Visible In All Variants Use Variant Style	Panel Check Items Outside Board Draw Shapes in Panel Design


Layer Spans would be created to connect the die layers with the other electrical layers. Suitable Micro-via definitions in the Pad Style dialog would also be created to support this.

	Name	From Layer	To Layer	Туре
Y	<through hole=""></through>	<top side=""></top>	<bottom side=""></bottom>	Through Hole
Y	T - L2	<top side=""></top>	<layer 2=""></layer>	Micro-via - top facing
Y	L2 - Core Top	<die cor<="" th="" top=""><th><layer 2=""></layer></th><th>Micro-via - top facing</th></die>	<layer 2=""></layer>	Micro-via - top facing
Y	Core Top - Core Bottom	<die cor<="" th="" top=""><th><die bot="" core=""></die></th><th>Buried</th></die>	<die bot="" core=""></die>	Buried
Y	Core Bottom - L3	<layer 3=""></layer>	<die bot="" core=""></die>	Micro-via - bottom facing
Y	L3 - Bottom	<layer 3=""></layer>	<bottom side=""></bottom>	Micro-via - bottom facing

Embedded Footprints

When creating the footprint for this technology, you must also remember to include a **Body Height** in the **Area** used to define the **component body**. If you do not do this, your component will not be positioned correctly when verifying the design in the **3D Viewer**.

Properties: Area – Area			×
Segment Shape Line Style Area Area Attributes			
Keep In/Out	Extents		
Tracks Unrestricted Copper Keep	Out Drill K	(eep Out	
Vias Unrestricted V			
Testpoints Unrestricted V Mount Hole U	Inrestricted	\sim	
Component Pads Unrestricted V			
Components Keep Out ~ If Higher Than:	2mm		
	Set All Key	en Out	
Component Placement Clearance Body Body Height: 0.200mm Model Placement			



The final layer stack would look like this:

Chapter 4. Chip-On-Board Feature

Chip-On-Board (COB) Technology Overview

The Chip-On-Board functionality within Pulsonix enables the support for single and multiple Chip-On-Board (COB) technology. Chip-On-Board is the use of a bare die directly onto the PCB substrate rather than using the traditional packaging of the device. Attaching a bare die directly to the board enables a large space saving; traditional packaging, even the very small ones still use significantly more 'real estate' than this method.

Feature Summary

Within the Pulsonix Advanced Technology option you have a set of features which enable the creation of Chip-On-Board footprints and subsequent PCB design.


Chip-On-Board technology in Pulsonix is made up of a number of design items:

Bond Pads and **Die Pads** (specific to this product option) and **Wires**, (wires are available generally across the Pulsonix PCB design editor but have special properties and automatic insertion on this option).

Bond pads are specially defined pads. They use Pad Styles and electrical layers defined as you would for any other design but because of the licensing, these pad styles can be added as Bond Pads. Unlike normal component pads, they can be moved independently of other pads in the same component in the PCB design. Bond pads will share the same pad number as the Die pad if they are connected using a wire.

Die pads are also specially defined pads. They use normal Pad Styles as well but once added as Die Pads, they appear on a **Wire** layer. Wire layers use a special **Layer Class** of **Wire**. A **Wire** layer is connected to as a 'pseudo' electrical layer, a layer which can only contain Wire and Die Pads. You can connect to it but do plot its contents with the other electrical items.

Wires connect the Die Pads to the Bond Pads, often called **Bond Wires**. Wires are not the same as connections in the design; they have special properties. Wires appear on the wire layer along with the die pads. When a wire connects the die pad to the bond pad, they take the same net name. Wires are not normally plotted but you can extract a report of the wire start and end positions for use with automatic wire machines.



Chip-On-Board Feature Detail

- Add bond pads using Insert Bond Pad and add die pads using Insert Die Pad.
- For the Die and Bond pads to be connected together use a **Wire** so that they have the same net name. During **Insert Die Pad**, a bond pad is automatically added with a connecting wire.
- Automatic **rotation** of the bond pads is possible during positioning around the shape or during interactive moving of the bond pads.
- Use the **Properties** dialog to convert from a 'normal' pad to a Die Pad if you haven't used the **Insert Die Pad** option.
- Use Place Bond Pads to place bond pads around a user defined shape for specific positioning.
- In the PCB design editor, you can move 'floating' bond pads on components independently of the die component body (normal pads are in fixed positions).
- In the PCB design editor, you can move the die 'body' (that's all the die pads as one unit) on components independently of the bond pads. You may do this following accurate positioning of the bond pads.
- Check Chip-On-Board components within the design for specific rules defined.
- Use the Library Generator toolkit to write an import file for importing components containing Bond pads, Die pads and connecting bond Wires.

Where no license is available for this option but the design has used specific Chip-On-Board design items they can be viewed but not manipulated.

Parts created which use PCB Footprints specific to Chip-On-Board technology do not affect the Schematic design editor, they will use normal Schematic Symbols but the translation of the design to the PCB design editor will then utilise the Chip-On-Board features.

Using the Chip-On-Board Feature

Technology Settings

There are a number of Chip-On-Board technology features which can be used in Pulsonix, these are detailed below:

Pad Styles

Although Pad Styles used for this feature are not distinctive until used in the PCB footprint or design, they should be considered during the creation of your technology file. Generally speaking, you will create two types of pad styles to be used for Chip-On-Board technology; Bond Pads and Die Pads. **Die pads** are used to connect the chip 'die' to the 'outside' world and are of a fixed position. These are usually very small; they do not get plotted so are effectively just reference positions on the die. **Bond Pads** are connected to the die pads using wires, these are used to connect the die into the design and are surface mounted, usually rectangular or square.

	Name	Layer	Shape	Width	Length	Drill Hole	Plate
Y	Bond Pad		Rectangle	0.3	0.8	0.0	✓
Y	Die Pad		Square	0.1		0.0	

Layer Class

Wires require their own Layer Class for addition to the footprint or design. When editing the Layer Class, choose the Layer Type: of Wire from the drop down list.

	Name	Name: Wire Link Used: 🗹 Layer Type: Wire	~		
Y	Assembly Construction	Pad Oversize:	Pad Types:	Pad Condition:	Ar
Y	Die Pad Layer Documentation Drill (Non Plated) Drill (Plated)	0.0000 Absolute Size	<u>C</u> omponent Pads <u>D</u> oc Symbol Pads	Surface Mount	
Y	Electrical Flexi Non-Electrical	O Percent of Pad Size	Bond Pads Free Pads Mayatian Unlan	Non Plated	
Y	Non-Plot Paste Mask Power	Min Undersized Pad:	Mounting Holes ✓ Comp Mount Holes Vias	Only <u>If</u> Testpoint] [I
Y Y Y	Silkscreen Solder Mask Wire Link		Micro-vias	Board Visible	

Layers

Wires require their own Layer for addition to the footprint or design, this will use the Wires Layer Class created.

	Name	Associated Layer	Class	Side	Bias
Y		Wires Top	Wire Link	Тор	None
		Silkscreen Top	Silkscreen	Тор	None
Y	Тор		Electrical	Тор	Х
		Solder Mask Top	Solder Mask	Тор	None
		Paste Mask Top	Paste Mask	Тор	None
		Pin Names	Non-Electrical	Тор	None
	Ground		Power	Inner	Power Plane
	Power		Power	Inner	Power Plane
Y	Bottom		Electrical	Bottom	Y
		Silkscreen Bottom	Silkscreen	Bottom	None
		Solder Mask Bottom	Solder Mask	Bottom	None
		Paste Mask Bottom	Paste Mask	Bottom	None
Y		Wires Bottom	Wire Link	Bottom	None

This layer will be associated with either the <Top Side> or <Bottom Side>. The **Type:** must be **Wire** (defined in the **Layer Class**).

Name: Wires Top	
Used:	
<u>C</u> lass: Wire Link	✓ New Class
Type: Wire	
Layer Association:	
Associated With: <top side<="" td=""><td>e> ~</td></top>	e> ~
	<u>S</u> ide: Top

Design Rules

Specific rules exist for use with the Chip-On-Board feature and are used during **Online DRC** or batch **DRC**. You can define the **Minimum** and **Maximum Bond Wire Length** and the **Minimum Die Pad Space** within the **Design Level Rules** of the **Technology** dialog.

Δ.	Additional Design Level Spacings and Rules:							
	Auditional Design Level Spacings and hules.							
	Board	Bond And	Die Pad	Component	Copper	Drill	Pad	
		d Wire Len <u>o</u> Minimum: Maximum:	gth: 3.2 4.7			^p ad Spac	0.150	

Minimum and Maximum Bond Wire Length

These rules are important to ensure the wires are not placed too close to the die and likewise, not too far away. They will be defined according to your manufacturing process or tolerances, or what is physically possible if manually adding wires to the design.

Minimum Die Pad Space

This allows you to override the **Pad to Pad** rule in the **Spacing Rules** dialog and defines the minimum distance between die pads.

Wire Insulation Rule

The **insulation** property of the Wires can also be defined for each wire, please see below under *Default Design Settings*.

Default Design Setting

Bond Pads

Within the **footprint editor**, when creating a die with bond and die pads, the **Default** settings for the Chip-On-Board option are defined in the **Design Settings** under **Bond Pad and Die Pad**. There are two specific items to set up; **Bond Pads** and **Die Pads**.

Layer:	<top side=""></top>	\sim
Pad Style:	Bond Pad	~
Wire Layer:	Wires Top	~
Wire Style:	Wire	\sim

Bond Pad allows you to define the default **Layer** that the bond pad will be added to during **Insert Bond Pad**, its **Pad Style**, **Wire Layer** and **Wire Style**.

The **Wire Layer** and **Wire Style** are also used when using **Insert Bond Pad**. This option will request that the die pad is selected from which to connect to using the Wire (using this Wire Layer and Style).

Layer:	Wires Top	\sim
Pad Style:	Die Pad	\sim

Die Pad defines the Layer for the die pad and its Pad Style used during Insert Die Pad.

Colours for use with Chip-On-Board

The **Colours** dialog shows items specific for component **Bond Pads** and **Wires**. **Component Bond Pads** are setup on the **Pads** page. You can access the colours dialog from the **Setup** menu.

Layer	Pads	Mount. Holes	Bond Pads
Displayed	Z	$\mathbf{>}$	\leq
Selectable	\checkmark	\checkmark	$\overline{\mathbf{A}}$
True Width		~	
<through board=""></through>			
<top side=""></top>			
<bottom side=""></bottom>			
Pin Names			

Wires used for the Chip-On-Board option are displayed on the Elec Shapes page as Comp Wire Links.

Design Rules Checking Chip-On-Board Designs

The Pulsonix Chip-On-Board feature is provided with a set of design rules, which can be checked using the **on-line DRC** option and **Design Rules Checking** option.

Design Rule Check			×
Spacing	Manufacturing	Nets	Testpoints
 Back Drill Board Components Copper Drills Mount Holes Pads Split Planes Test Points Text Tracks Vias 	Acid Traps Solution Acid Traps Solution Component Name Copper Shapes Copper Sliver Copper Text On Board Dnil Backoff Footprint Rules Incorrect Back Drills Isolated Copper Minimum Copper Width Minimum Pad Land	Adjacent Nets Connection Length Connection Vias Copper Neck Width Creepage Differential Pairs Loop Antennae Necked Track Net Connectivity Power Planes Parallel Track Pin Order	Centre to Centre Min Points Per Net Pad Size Under Component Unreachable Side On Grid Components Pads Test Points Tracks
Keep In/Out Component Pads Component Mount Hole Components Copper Drills Test Points Tracks Vias	Minimum Text Size Minimum Text Size Minimum Text Size Minored Text Modified Templates Pad Undersize Panel Items On Board Plane Thermal Pad Silkscreen Overlap SMD To Corner Solder Mask To Track Solder Mask Width Split Plane Pad Unpoured Templates Wire Cross Wire Under Component	 Prin Order Retum Path Same Net Via To SMD Serpentine Single Pin Nets SMD To Plane Stub Routing Length Stub Vias Teardrops Track Layer Track Layer Track Mitring Track Width Unfinished Track Via Size Via In Pad 	Vias

Minimum and maximum **Bond Wire Length** of the bond wires between bond pads and die pads. These rules are defined in the **Technology File** under the **Spacing Rules** tab

Wire Cross, whether they are allowed to cross or not through the support of insulated or un-insulated (bond) wires. The Wire Cross check uses the **Insulated** property of a wire. The wire between the die and bond pads (wires are different to normal connections) can be defined **Insulated** or un-insulated. If

wires are insulated and cross, no error is reported, if they are not insulated and cross, then an error is flagged.

Wires Under Components is not a Chip-On-Board specific option but is useful for ensuring that no wires have been placed under a Component body.

Reporting Wire Positions

In addition to the supplied **Wires** report output (**wire.rff**) which reports the X and Y position of the pads attached to each end of the **Wire** and the **Net Name** of the wire, the **Report Maker** can also create a report for manual and automatic wire machines using the standard commands available and the format scripts.

Creating the Footprint

Adding Die Pads, Bond Pads and Wires

Unlike a normal component, using the Chip-On-Board feature, you can add pads which represent **Bond Pads** and **Die Pads**, connected together using a **Wire**. Other footprint detail such as the **Silkscreen**, **Component Placement Area** and **Body** are the same as normal components.

The **Insert Die Pad** and **Insert Bond Pad** options provide you with a mechanism for adding pads directly to the footprint with pre-assigned characteristics (taken from the **Design Settings** options). Die pads have same pad number as their attached Bond Pads (connected with a Wire).

Starting the Footprint creation process

The **Insert Die Pad** option will add a Die pad, Wire and then a Bond Pad to the footprint. **Insert Bond Pad** can also be used but it requires an existing Die pad to attach to (using a Wire).

You should start by using the **Insert Die Pad** option. This will add a die pad to a Wire layer. These pads sit 'above' or 'below' the top or bottom electrical layers but cannot be connected to by any other item such as connection or track, except for a Wire for connectively with the Bond pads.

On selection of the **Insert Die Pad** mode from the **Insert** menu or toolbar, you place the first Die pad which is automatically numbered, you are then given a connected Bond pad on the end of a wire to position.



If you decide to only place Die pads without their respective Bond pads then press the <ESC> button to cancel **Insert Bond Pad** and place the next Die pad. The Die pad number will be incremented to the next number. If you wish to exit completely you must click the ESC key again.

Insert Bond Pad can be used once die pads have already been added to the footprint. On selection of this mode, you are requested to select the die pad to 'pair' with the bond pad. Once selected, a Wire is added to the die pad and you can then place the bond pad. Bond pads cannot be 'converted' from any other type of pad (normal or die pads), they must be added as Bond pads.

You can 'convert' normal pads to die pad using the **Properties** dialog. To do this you must already have a suitable **Wire** layer defined (and **Wire Layer Class**), and a suitable **Pad Style**, although the pad is usually only very small. When the pad layer is changed from <Top>, <Bottom> or <Throughhole> to **Wire Top** or **Wire Bottom**, it is then converted into a **Die Pad**. This is really only used if an existing footprint is to be used as a die.

The Wire between the die and bond pads (wires are different to normal connections) can be defined as **Insulated** or un-insulated. This property is used for the **Wire Cross** check when using the **Design Rules Checking** option. If wires are insulated and cross, no error is reported, if they are not insulated and cross, then an error is flagged.

Bond Pad and Wire Alignment

While placing the bond pads you can elect to automatically rotate rectangular pads to be in-line with the Wire. The will be in-line or retain their original pad rotation during move.

The two pictures below illustrate the effects of auto-rotation on bond pads:




The Auto Rotate mode is switched on and off from the context menu and is available during Move.

	Cancel Move	
¥	Type Coordinate	=
đ× đ¥	Type Offset	Shift+=
	Change Angle To	•
막	Rotate By 90	R
<u>A</u>	Rotate One Step	Alt+R
~	Auto Rotate	
0 0	Mirror	м
	Change Style	s
		-

Placing Bond Pads Around Shapes


To aid the placement of Bond pads you can use the **Place Bond Pads** option, this is available on the **Tools** menu.




This option is used by selecting the Bond pads to place, then selecting the shape on which to place them around. The pads automatically snap to the shape but may need the placement grid to be corrected to fall exactly on the shape outline. You can use any shape but radial shapes provide the best results.

Adding Chip-On-Board Component to a PCB Design

Footprints for Chip-On-Board use containing Die and Bond pads are saved as normal, using **Save To Library** in the footprint editor. A Part is created in the normal way and the final Component added using the **Insert Component** option. Schematic symbols are also created as you would any standard component. You can only add components containing Die and Bond pads if you have the **Advanced Technology** product option.



Once in the PCB design, and provided you have the **Advanced Technology** product option, the components act differently. Bond pads have the ability to move or 'float' independently of the Die pads or normal pads of the component (Die pads and normal pads are fixed within the footprint).



When attaching connectivity in the design, you cannot connect to a Die pad directly; you can only connect to the Bond pad. This applies to both connections and tracks; they can only connect to Bond pads and not Die pads. However, the Die and Bond pads do have the same pad number.

Placing Bond Pads

The **Place Bond Pads** option (to place bond pads around a shape) is also available in the PCB Design editor but is only available as a command by default as it would normally be used in the footprint editor. If you wish to use this, you will have to use the **Run Command** option from the **Edit** menu and select **Place Bond Pads**, or use the **Customise** option and allocate a shortcut key or toolbar button to this option.


As with the footprint editor, finger pad shapes are supported with **automatic rotation offsetting** on shapes. Again, this is available on the context menu while moving the bond pads.

Resetting Bond Pads


The option, **Reset Bond Pads** is available on the context menu for a selected component containing Die and Bond pads. This works on a whole selected component or individually selected Bond pads within a component. This will allow the position of any selected bond pads to be restored to their original position as defined in the footprint.

Selecting all Bond Pads on a Component

From the context menu for a selected component, you can use the **Select All Bond Pads** option to select all of the Bond pads. Once all the Bond pads have been selected, this could be used for changing their **Layer** or **Pad Style** for example. This option is only available as part of the Advanced Technology option.




Moving the Chip Body



Once your bond pads have been correctly positioned, you can move the Die independently to reposition the die body, (a Die is considered to be a collection of Die pads within a component). To do this use the **Move Chip Body** option from the context menu of a selected component, this will move the 'chip' body without moving any of the Bond pads. Again, this option is only available as part of the Advanced Technology option.

While doing this, you can also use **Change Layer** from the context menu to swap the body to an inner layer using a cavity:



Index 39

Index

3

3D viewer, 12

Α

Allow buried components, 17 Allow normal components, 5, 17 Associated layers, 16 Auto rotate bond pads, 36

В

Board area cutouts, 8, 10 Board cavities, 10 Board spans, 5 Bond pad and wire alignment, 36 Bond pads placing, 37 Bond wires, 30, 35 length rule, 33

С

Can have associated layers, 6 Capacitors embedded, 24 Chip-on-board, 30 bond wire length rule, 33 colours, 34 default design settings, 33 design rules, 33 library generator files, 31 moving the chip body, 38 placing bond pads, 37 selecting all bond pads, 38 spacing rule, 33 wire insulation rule, 33 wire layers, 32 Component spans, 7 Component vias, 21

D

Define embedding, 17 Design rules checking bond wire length rule, 33 minimum die pad space rule, 33 wire cross rule, 35 wire insulation rule, 33 wire under component rule, 34 Die and bond pad styles, 31

Ε

Embedded capacitors, 24 components, 13 resistors, 23 semiconductors, 27 Entry pad, 18 Essential for Manufacturing, 14

Б

Facing side, 17 Flexi-rigid boards, 5

I

Insert bond pad, 35 Insert component vias, 21 Insert die pad, 35 Inserting embedded components, 21

L

Layer spans, 6, 10, 18 Library generator files for chip-on-board, 31

Μ

Micro-vias entry/stop pad, 18 Minimum die pad space rule, 33 Moving the chip body, 38

Ν

Net styles, 22

Ρ

Physical Copper Layer, 14 Placing bond pads, 37 Placing bond pads around shapes, 36 Placing components into cavities, 12 Planar converter, 26 transformer, 26 Printed resistors, 23

R

Report maker, 35 Resetting bond pads, 37 Resistors embedded, 23 RF components, 13

S

Selecting all bond pads, 38 Spans boards, 5 component, 7 layers, 6, 10 Stop pad, 18 **T**

Thinned die components, 13, 27

W

Wire cross rule, 35 Wire insulation rule, 33 Wire report, 35 Wire under component check, 34 Wires layer class, 32 layers, 32